Abstract-P + poly-Si and poly-Si 0:75 Ge 0:25 -gated PMOS transistors with ultrathin gate oxides of 25 and 29Å were used for this study. The difference in the gate work function was used to determine the mechanisms of gate tunneling current in such thin gate oxides. Under negative gate bias (inversion bias), it was found that the source/drain terminal serves as a source of holes for small V g value, and as gate bias increases (more negative), it becomes a hole sink. These observations can be interpreted in terms of two competing mechanisms. For the first time, hole direct tunneling is reported. Hole direct tunneling is the dominant mechanism for 02 V <V g < 0 V. For V g < 02 V, electron direct tunneling is dominant. Electron-hole pair generation by the tunneling electrons starts to dominate over hole direct tunneling only for V g < 04 V.
I. INTRODUCTION
A S CMOS technology is scaled into the deep submicron regime for higher density and speed, thinner gate oxide is required in order to provide sufficient current drive while supply voltage is scaled down. Gate oxide thickness thinner than 20Å may be used for sub-tenth-micron technology. With such thin oxide, direct tunneling current will dominate the gate leakage under normal device operation. Electron direct tunneling through very thin gate oxide in N polygated PMOS devices has been modeled [1] , [2] . However, the model failed to explain the strong polarity dependence of gate tunneling current [3] , [4] . Recently, experimental results indicate that injection of electrons from P poly gate actually comes from the valence band [5] , [6] . Hsueh et al. [7] have also demonstrated that the dominant carrier transport mechanism in a Al/oxide/n-type substrate PMOS device is hole tunneling under negative gate bias.
In this work, we use P poly-Si and poly-Si Ge -gated PMOS transistors with gate oxides of 25 and 29Å as vehicles to determine the transport mechanisms. The significance of the hole direct tunneling, electron direct tunneling and electronhole pair generation components were investigated by chargeseparation measurements.
II. EXPERIMENT
PMOS transistors were fabricated on (100) n-type silicon wafers. Channel implant (As) was performed through a 200 A sacrificial oxide. LPCVD undoped poly-Si Ge films
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Publisher Item Identifier S 0741-3106(99)05048-X. ( 1700Å, and ) were deposited using SiH and GeH after thermal gate oxide of either 25 or 29Å. After gate patterning and B implantation (5 10 cm at 5 KeV), a RTA annealing of 1050 C for 10 s was performed for the gate and S/D dopant activation. The contact and metallization processes were followed by a 400 C forming gas anneal.
III. RESULTS AND DISCUSSIONS
The gate leakage characteristics of poly-Si and poly-SiGegated PMOS transistors with gate oxide thicknesses of 25 and 29Å are plotted in Fig. 1 for both polarities. Under positive (accumulation) gate bias, the poly-SiGe-gated device shows the onset of tunneling current 0.16 V earlier than the poly-Si-gated device because of its smaller flatband voltage [5] . An energy-band diagram corresponding to this situation is depicted in Fig. 2 electron direct tunneling to be the dominant mechanism since the barrier height for electrons is more than 1.4 eV lower than that for holes. However, under small negative gate bias, is smaller for the poly-SiGe-gated device and as the gate bias goes beyond 2 V, it becomes larger for poly-SiGegated device. This observation can be explained by the two competing mechanisms: hole direct tunneling and electron direct tunneling, as depicted in Fig. 2(b) . Since the electron tunneling would take place from the valence band of the P gate [5] - [6] , the barrier heights for both electron ( 4.2 eV) and hole ( 4.5 eV) become comparable. By comparing the gate current of both devices, the following hypothesis is proposed. For small negative gate bias, hole direct tunneling dominates and the earlier onset of hole direct tunneling for the poly-Si-gated device is due to the lower required for a fixed as compared to the poly-SiGe-gated device. However, as increases, electron direct tunneling starts to take over and gate current therefore becomes larger for the poly-SiGe-gated device at a given gate bias because of the lower electron barrier height ( 0.2 V lower than that for the poly-Si/SiO interface). This hypothesis is supported by observations of and as illustrated in Fig. 3 . The switchover in dominant tunneling mechanism takes place earlier (at smaller ) as gate oxide becomes thinner, which indicates that hole direct tunneling is a stronger function of gate oxide thickness than electron direct tunneling.
Using a self-consistent 1-D simulator which takes into account both gate-depletion and inversion-layer quantization effects [8] , the oxide voltage can be easily extracted from the measured high-frequency CV data for each value. Fig. 3(a) shows the set-up for the charge-separation measurement using negative gate bias: all the injected or generated electrons will be pushed out of the depletion region and collected by the substrate as the substrate current, Holes are either supplied from or sunk at the source/drain terminal and constitute the source/drain current, The measured and data are plotted against in Fig. 3(b) . As can be seen, hole current dominates for V, i.e., V, and holes are supplied from the source/drain terminal, which makes positive. Because the poly-Si and poly-SiGe-gated devices have the same substrate structure, hole direct tunneling should be similar at the same which is consistent with the data in Fig. 3(b) . It is also observed that electron current starts to dominate for 1.5 V while remains positive until 3 V, i.e., 4 V. Since hot hole injection is almost impossible in this range [9] , the supplied holes must be swept from the substrate through the thin gate oxide by means of direct tunneling in order to maintain a steady state. For 3 V, the electron-hole pair generation by impact ionization starts to dominate over hole tunneling so that the sign of changes, since the extra generated holes Fig. 4 . I s=d =I g ratio is plotted against E e;DT -the electron energy gained by tunneling-with a quantum yield model superimposed. When electron-hole pair generation is dominant, i.e., I s=d =Ig > 0; the ratios for both poly-Si and poly-SiGe-gated devices tend to merge, confirming the universality of quantum yield [1] . The deviation from the model in the weak pair generation region is due to the compensation by hole direct tunneling.
will flow out of the source/drain terminal. Furthermore, the sign of changes earlier for the poly-SiGe-gated device due to its lower electron barrier height. Lastly, the ratio is plotted against in Fig. 4 , where is the energy gained by an electron in direct tunneling and can be estimated by (assuming the injected electrons gain negligible amount of energy in the inversion or the depletion regions of the substrate). This ratio becomes quantum yield, if electron-hole pair generation is dominant, corresponding to the region where is much greater than zero, i.e., 3 eV. In this regime, it is observed that the quantum yields for both devices are the same and this universal behavior is further confirmed by the superimposed quantum yield model [1] . The shift of 0.2 V between the negative portions of the curves, i.e., when hole direct tunneling dominates, results from the smaller work function of the poly-SiGe gate.
IV. CONCLUSION
The gate tunneling current in P poly-Si and polySi Ge -gated PMOS transistors with ultrathin gate oxides of 25 and 29Å was investigated. With the 0.2 V difference in the gate work function, mechanisms of gate tunneling can be easily discerned. Gate electron injection takes place from the valence band of the gate with the observation of earlier onset of the electron tunneling current for poly-SiGe-gated device. By employing the charge-separation measurement techniques, electron and hole tunneling currents can be independently measured. Under negative gate bias (inversion bias), it was found that the source/drain terminal serves as a source of holes for 4 V, whereas it serves as a sink for holes for 4 V. These observations can be interpreted in terms of two competing mechanisms: hole direct tunneling and electron-hole pair generation by electron direct tunneling from the cathode (gate). By comparing and it is concluded that hole direct tunneling is dominant for V, i.e., 1.5 V. For 2 V, electron direct tunneling takes over while electron-hole pair generation starts to dominate over hole direct tunneling only when 4 V, i.e., 3 V. This study concludes that hole direct tunneling is the dominant gate leakage mechanism under normal operating conditions for P poly-gated PMOS devices with very thin gate oxide.
